In this work we demonstrate the position controlled growth of single Cu3Si nanostructures using a Ge-Cu bilayer film that contains a pattern of defects on a Si substrate with a thin oxide layer. The defects act as nucleation centres for growth whilst the presence of Ge within the bilayer is critical to insure effective surface diffusion rates and to eliminate spurious nucleation and growth. This behaviour presented is consistent with a surface energy driven growth mechanism. The defect mediated reaction between Cu and the underlying Si substrate insures that the grown nanostructures are in perfect registry with the substrate. The possible applications and alternative implementations of this technology are discussed.
INTRODUCTION
The precision placement of nanostructures is potentially important for a wide range of device and sensor technologies. Patterning of high conductivity metals is important for device interconnects applications; particularly the demand for reduced-dimension solder balls patterns in flip-chip technologies. Bottom-up strategies that exploit the transfer of nanoparticles from solution require complementary recognition chemistries patterned on the substrate surface. 1, 2 This approach frequently leads to multiple particles aggregating on a single patterned site where the mechanical and electrical connectivity between the particle and substrates is typically unsuited for device applications. The alternative top-down strategy involves the use of electron beam lithography and lift-off. 3 While this approach is capable of creating well-ordered arrays of nanostructures with good mechanical adhesion and electrical properties, the patterned structures are typically polycrystalline with no preferred orientation with respect to the substrate. Both approaches involve significant processing steps that are not easily integration into device fabrication. 4 Here, we consider the growth of patterned arrays of Cu3Si nanostructures. Silicide structures are important electronic materials with established roles as interconnect and contact materials, respectively. [5] [6] [7] Conversely, the well-established inter diffusion of Si and Cu greatly affects the material properties close to the interface and can potentially affect device performance. Substantial effort has already focused on the precise synthesis and positioning of copper silicide building blocks on substrates. [8] [9] [10] [11] We demonstrate here that by simply heating silicon substrates that contain patterned voids in a deposited Ge-Cu bilayer film it is possible to create arrays of Cu3Si pyramidal nanostructures. This is an example of a surface energy driven growth (SEDG) process in which differences in the surface energies of the components within a bilayer and the growth substrate facilitates low temperature surface diffusion, nucleation and ultimately the production of highquality single crystal materials. [12] [13] [14] [15] Growth is followed in real time using SEM and post growth TEM demonstrates that the nanostructures are not only single crystals but are aligned with the Si substrate lattice. Using this approach arrays of Cu3Si building blocks that range in size from 200 nm to 1 µm were fabricated with pitches of 500 nm to 8 µm. Since the SEDG method involves reaction between the bilayer components and/or the substrate, it does not require the addition of gas phase growth precursors. Thus is easily integrated into established microelectronics fabrication processes and applications.
EXPERIMENT
The multilayer samples in this work were fabricated using Si(100) substrates (2 inch diameter, 275±25 µm thick, N-type As-doped wafers, purchased from Semiconductor Wafer, Inc.) capped with a 20-30 nm thermal oxide layer. Controlled thicknesses of polycrystalline Cu followed by amorphous Ge films 16 were deposited on the substrate by varying the sputter-deposition time using a magnetron sputter-coater (Cressington 208 HR). Thicknes was monitored in real time using a quartz crystal microbalance. Cu (10 nm) and Ge (2 nm) bilayer film were investigated. To facilitiate position controlled growth a focused ion beam (FIB)(Zeiss, Auriga) lithography was used to mill an array pattern of holes into the Cu-Ge bilayar. The nominal diameter and depth of the holes are 100 ~ 150 nm respectively, the latter being sufficient to penetrate beneath the Cu-Ge multilayer and to create voids in the oxide layer on top of the Si substrate (see Fig. S1 of SI). Once transferred into an SEM chamber (SEM, Zeiss, Ultra) these samples were heated in-situ from room temperature to 650 °C using a heating stage (Kammrath and Weiss Jumbo dTron 304) that is water cooled to reduce outgassing. These temperature conditions were chosen because the Cu-Ge eutectic comprised of 36.0 at. % Ge melts at 640 °C. 17 A typical temperature ramp rate of 1 °C per second was used and the chamber pressure was kept at below 2 x 10 -5 Torr in all cases. At the end of the temperature ramp the sample was maintained at 650 °C and the reaction was directly monitored by SEM until completion. Experiments with different heating ramp rates were also carried out. At the ramping speeed of 0.1 to 10 °C per second range, we could not find any difference in the shape and composition of final structure. After the reaction was completed, the products were characterized by high resolution transmission electron microscope (TEM, FEI Titan) and energy dispersive analysis (EDX). Cross section of samples after growth were prepared using Focused Ion Beam (FIB, Zeiss, Auriga) to investigate the crystal structure and to confirm the registry of the nanostructures with the substrate.
RESULTS AND DISCUSSION
Figure. Previously, we demonstrated that the 2 ̴ 10 nm Cu film on a Si substrate results in the formation of wedge-shaped nanostructures during annealing at 650 °C. 12 However, when Ge is used as a catalyst layer single crystal Cu3Si nanowires were grown on the Si substrate by a mechanism that is consistent with SEDG method. 12 The Ge−Cu binary system has a eutectic temperature of 644 °C ( Fig. 1(a) ). 18 Upon heating above the eutectic temperature, 650 °C, the Cu-Ge bilayer melts to form a eutectic alloy containing 36.0 atom % Ge. During annealing, the bilayer film becomes unstable and de-wets the underlying SiO2 substrate. Eutectic droplets begin to form due to the dissolution of Cu and Ge atoms by surface diffusion. Beneath these growing eutectic droplets, the SiO2 substrate decomposes to form Cu3Si, driven by the enhanced local concentration of Cu and the tendency of Cu to rapidly diffuse through SiO2 to form the silicide. In this sense the eutectic ball acts as the catalyst for decomposition of SiO2 and silicide formation. 9, [19] [20] [21] [22] The etched Si is known to be released into the liquid Cu/Ge eutectic ball and forms Cu3(Si1−xGex). 23 Due to the larger heat of formation for Cu3Si compared to that of the Cu3Ge, Ge is segregated out of the Cu3(Si1−xGex) and a high purity single crystal of Cu3Si is formed in the eutectic ball. 23 A Cu3Si nanowire grows from this seed as the annealing process continues, and its size is limited by diffusion and the finite supply of Cu from the original bilayer film. The quality of single crystal Cu3Si nano wire was proven by SEM, TEM and EDX measurement. 12 Here in this paper we address the question of how one can control the position and the size of the nanostructures over large areas so that the nanocrystals produced can be grown directly onto the device without the complication of any kind of transfer process. In developing a strategy to create arrays of Cu3Si nanostructures there are three important observations. First, the extensive literature that exists on Cu3Si growth points to the critical role of substrate defects. Li et al.
demonstrates that Cu3Si growth following Cu deposition on SiO2/Si substrate is initially due to voids at the SiO2/Si interface produced by a slow thermal decomposition reaction: Si + SiO2 → SiO. These voids facilitate the direction reaction between Cu and Si to form Cu3Si nanostructures. 9 This void reaction mechanism was further emphasized by Wen et al. 24 using artificially created voids less than 100 nm in size by He-implantation in silicon. In that study, a copper nitrate solution was used to decorate all the open-volume defects in the single crystal resulting in local Cu3Si precipitation. Second, we noted in our earlier work that the thermal instability of any bilayer film is greatest at defect sites in the film or at the edges of the substrate. 13 The SiO2 passivation layer has much lower surface energy than the components of the bilayer and critical fluctuations at these defect sites initiate dewetting and drive bilayer instabilities that promote diffusion and reaction.
Finally, the presence of Ge in the bilayer has been shown to be effective at enhancing diffusion rates on a substrate and to facilitate transport in diffusion limited reactions. In this work we combined all three effects by exploiting the use of focused ion beam (FIB) milling to create a pattern of artificial voids within the Cu-Ge bilayer and the underlying SiO2/Si interface which upon annealing result in the formation of an array of aligned Cu3Si nanostructures ( Fig. 1(b) ). Exploiting our capability to perform real time observation of Cu3Si growth, we can directly observe that the growth of the Cu3Si nanostructure as described in Fig. 2 . Figure 2(a) shows an SEM image of the original pattern of voids on the Cu-Ge bilayer. The Ge and Cu layers are 2 nm and 10 nm thick, respectively, while the voids have diameters of 120 nm and are 50 ̴ 100 nm deep (see Fig. S1 of SI). Note the void depth is sufficient to penertate beyond the bilayer film and into the SiO2/Si interface beneath. We begin by optimising the growth condition to directly observe Cu3Si formation in real time SEM during in-situ annealing. We found an optimized annealing speed of 1 °C per sec enables us to ramp the temperature slowly to the desired level (650 °C) and then to follow the nanostructure growth with minimal thermal drift in the SEM image. When the temperature reached 182 °C, the surface is comprised of small droplet-shaped islands, with average dimensions of ~ 50 nm. At this stage the positions of the droplets are randomly distributed and looks similar to that previously report. 24, 25 This random distribution of droplets can be clearly seen in Fig 2(b) . Increasing the temperature to 325 °C, the number density of these small islands is reduced and instead much larger nanostructures (later shown to be Cu3Si) begin to form at the locations of the FIB voids as seen in Fig.2(c) . At higher temperatures of 513 °C, the nanostructures become bigger and appear as square-shaped crystallites (Fig. 2(d) -(f) ). The initial temperature of crystalizing is lower than the original bulk eutectic temperature since the latter is known to decrease markedly with decreasing the particle size. [26] [27] [28] [29] We note that the orientation of these HRTEM analysis of the Cu3Si nano structure reveals a single crystal as shown in Figure 3(a) . After the Cu3Si crystal was grown from the patterned hole, a cross section of nano structure was prepared using FIB. As shown in Figure 3(a) , the root of Cu3Si crystal is embedded in the Si crystal and covered by Pt that was used as a protection layer. We note the appearance of parallel Moiré fringes (indicated by red circle) due to the presence of long-period antiphase domains (LPAPD), which have been reported previously for epitaxial Cu3Si thin films grown on silicon. 2 The LPAPD pattern is continuous along the entire nanostructures indicating that the nanostructure is a single crystal.
The root of the crystal is comprised of a V-shaped groove with a sharp border consistent with a highly anisotropic reaction. The angle between border of the groove shows (111) direction at an angle of 54.7 ° from the (100) surface. Because Si (111) planes have the highest surface atomic density of all silicon planes, the reaction takes place along Si‹111› directions kinetically. The growth along Si‹111› likely occurs via the diffusion of Cu atoms from the surface at high temperatures. This reaction with the Si substrate is self-limiting due to the limited local availability of materials (Cu, Si). However, the lateral growth of these nanostructures, which is evident from The HRTEM image of the grown nanostructure in Figure 3 η″ pattern with a 0.35 nm d spacing, which is in good agreement with previously reported measurements. 24 Based on the HRTEM (Figure 3(b) ) and EDX data (see see Fig. S2(d) of SI) , the structural composition of this nanostructure is unambiguously identified as Cu3Si. Figure 3(c) shows the enlarged TEM image of the blue squared area of Fig. 3(a) at the interface between the nanostructure and the Si-SiO2 interface. The average thickness of oxide layer on top of Si surface is 20 ~ 30 nm. After nanostructure growth, the oxide layer next to the nanostructure becomes thinner the bubble-like structures inside the nanostructure were observed (see Fig. S2(a) of SI).
These bubble-like structures have an amorphous structure (see red arrows in Fig. S2(c) of SI), with a silicon and oxygen composition and are consistent with structures previously reported. 12 It is already established that the Cu3Si precipitates at the oxide/silicon interface and catalyzes the reaction between silicon and SiO2. The sample which grown from Cu-Ge bilayer film shows pyramidal nanostructures and imaged as 30°-tilted view to give better understanding whereas the random shaped structure of (b) and (d) grown from the Cu single layer has no height so that they presented as plan view.
To illustrate the critical role of Ge in the Cu3Si nanostructure growth process we compared the behaviour of the Cu-Ge (10 nm / 10 nm) bilayer film (Fig. 4(a) and (c) ) to that of a 10 nm Cu single layer film (Fig. 4(b) and (d) ) following an anneal to 650 °C. As shown in Figure 4 , welloriented nanostructures were only grown on the Cu-Ge bilayer sample. Regular shaped features are observed at fixed separations corresponding to the original void pattern. Occasionally we observe a pointed nanowire-like growth on top of these pyramidal nanostructures. However, the fraction of the nanostructure containing nanowires is less than 0.1%, which is significantly less than was observed following a non-patterned bilayer growth study. 12 This is likely a result of the FIB milled holes acting as a rapid sink for Cu atoms via direct reaction with the Si substrate and thus reducing the supply available for wire growth. Under these conditions nanostructure growth with pitches that range from 500 nm, 1 µm, 5 µm and 8 µm were successfully grown (see Fig. S3 of SI). The diffusion length of Cu atoms facilitated by the presence of Ge is sufficient to deplete the entire bilayer leading to a tight distribution of nanostructure sizes.
In contrast, when a FIB patterned single layer Cu film with 0.5 um separation is annealed (Fig.4 (b)), the majority of the material becomes precipitated around the patterned voids without any regular shaped nanostructure or nanowire growth. When the separation between the patterned voids is increased to 1 um (Fig. 4(d) ), some of material becomes aggregate around the void and increases the size of the voids, however most of the material has dewet the surface without any registry. Figure 4 conclusively shows that SEDG method using the Cu-Ge bilayer is necessary to facilitate controlled nanostructure growth at the pre-determined locations.
CONCLUSION
In summary, we have shown that an artificial pattern of voids created by FIB facilitates the growth of an array of single crystal Cu3Si nanostructure. While the mechanism relies of the formation of voids that promote the silicide formation reaction the presence of Ge in the bilayer is essential to facilitate surface diffusion and the elimination of spurious nanostructure growth. Whilst the approach reported here involves the use of FIB it is likely that an imprint lithography approach would also be effective in generating patterns of defects which would in turn greatly facilitate its implementation in electronic device applications. 
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